Abstract. Most existing mining wireless systems are working at 2.4GHz, such as 2.4 GHz WiFi commutation assess point, Zigbee wireless positioning assess point, various 2.4GHz wireless communication terminals, 2.4 GHz wireless sensor terminals, etc.. Since the span of 2.4GHz free frequency is limited, the signal collisions can't be avoided, which would cause packet loss, transmitting delay and other unpredictable issues, then stability of the mining wireless control systems, information acquisition systems, and communication systems are influenced. 5GHz band is open and free, few mining wireless terminals are working at this band, communicating at 5GHz can effectively avoid the interference between the wireless signals. Based on this, this paper designed a 5G mining access point, which solve the 2.4GHz signal interference problem, ensure the quality of the communication of wireless communication system.
Introduction
With the development of information technology, kinds of wireless assess points and terminals are using in mining environment, such as mining wireless control systems, wireless information acquisition systems, wireless communication systems and etc. Most of them are working at open free frequency 2.4GHz. Since the span of 2.4GHz free frequency is limited, the signal collisions can't be avoided, which would cause packet loss, packet delay and other unpredictable issues. These issues will greatly affect the performance of the various systems, such as communication quality, load capacity, system stability.
Related work
IEEE 802.11n is the highest rate communication standard [4] which has been large-scale commercial using. Compared to traditional IEEE 802.11 technology, IEEE 802.11n has the following characteristics: 1) MIMO technology; 2) channel bonding, support 20/40 MHz channel; 3) MAC layer frame aggregation. Paper [5] design a 802.11n mining access point which works at 2.4GHz, but due to the signal interference between the 2.4GHz wireless equipments, the system's throughput, and the system packet loss ratio in open mining environment is influenced. To slove above problem, and to get the similar communication distance, this paper designs and implements a 5GHz mining high power access point.
5G Access Point Design
This paper designs four major parts in 5GHz Access Point Design: core driver block, 5G radio block design, memory block, power and interface block, shown in Figure 1 . Core driver block loads the hardware driver and boot the board, controls the RF chips to work at transmitting or receiving mode. 5G radio block amplifies RF signal baseband chip's output signal, transmit to the antenna, 3rd International Conference on Mechatronics and Industrial Informatics (ICMII 2015) filter and amplify the weak radio signal received from the antenna, and transmit to the baseband chip. Power and interface modules provide the necessary working power and peripheral interface. Core driver module design. The Core driver module is driven by two AR7240 and AR9280 chip. AR7240 is a high performance network processor; it includes a MIPS 24K processor, PCIE host interface, 64K instruction cache and 32K data cache. AR9280 is a highly integrated single-chip solution for 2.4G and 5GHz 802.11n-ready wireless local area networks that enable high-performance 2×2 MIMO configurations. It integrates a multi-protocol MAC, baseband processor, analog-to-digital and digital-to analog converters, 2×2 MIMO radio transceiver, and PCI Express interface in an all-CMOS device.
Memory design. Since the core driver module needs to be boot from external flash, paper designs a serial flash and DDR SDRAM to run the code. W25X32VSFIG is 32Mb serial flash that to store the code, including the hardware driver and the software. HY5D4281622FTP is a 128M DDR SRAM; processor runs the code in it.
5G Radio block Design. 5G radio block have several main parts: signal attenuation circuit, filter circuit, output signal amplifying circuit, small input signal amplifying circuit, transmitting/receiving control circuit, power detector circuit. The block diagram is shown in Fig. 2 . Fig. 2 . RF design block diagram SE5004 is selected in output signal amplification block. SE5004 is a 5G power amplifier whose maximum output power can be up to 26 DBM and the gain is up to 32 db. it builts in level 3 amplifying circuit, and the working voltage is 5 v. This paper designs the COMA signal from the baseband chip to control the switch of PA. when the signal is not transmitting, the control signal closes the power amplifier, and make the board work in power saving mode, then reduce the power consumption of the whole system. When using SE5004, main attention needs to be pay to its power supply, grounding, and rf 50 ohm impedance matching. Paper also designs the detect circuit by using the power amplifier. The detector of SE5004 has a analog to digital conversion circuit in it, it can collects the RF signal in the air, converts the energy to digital signal, then gives feedback to the baseband chip. Feedback circuit can be divided into two kinds, positive feedback detector and negative feedback detector. Positive feedback detector's output is higher when the RF signal is larger, and negative feedback detector's output is lower when the RF signal is larger. The feedback circuit can give the feedback to baseband chip, then the output signal from the baseband can be controlled, and RF system's output is controlled to the design target. The design circuit is shown in Fig. 3 . Fig. 3 . Power Amplifier Circuit Design BFP840 is selected to work as RX LNA in this design. Comparing to other common LNA, BFP840 supports up to 6GHz frenquency band. It not only has gain up to 12db, but also has very small noise figure (the minimum noise figure is 0.6db). Paper selects SKY13374 to work as transmitting / receiving switch. Comparing to 2.4GHz design, Paper add matching capacitor to control signals. This capacitor can filter the harmonic signal to ground and make the TX/RX trace cleaner. This cap's value should be optimized. Paper designs the matching cap by 2.2pf, whose resonant frequency is about 5.5GHz. The design circuit is shown in Fig. 4 . After finishing the schematic, layout, sample SMT, debugging and calibration on both TX path and RX path, this design reaches the design target.
Performance Evaluation
After commissioning and calibration, the sample can reach the design target, and the output power is up to 24dbm. Wireless network tester Litepoint IQ2010 is used to do radio test in lab.
TX test result.
Tested the txpower, spectrum mask, frequency accurancy, EVM, and etc by IQ2010 in lab. When setting the DUT to work at HT20 MCS7 rate, the maximum output power is up to 23.6dbm and the EVM is -30.0db. The result is 2db better than the FCC standard which is -28db at this rate. Test result is shown in Fig. 5 .
RX test result.
Tested the DUT's receiving sensivity in lab, and the RX sensitivity test results are shown in Table 1 . 
